Logo
Explore Help
Sign In
t510599/keyboard-sample
Watch 0
Star 0 Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
dd4aa79cfde4471966d420eb98ae3ba7a3d5f53a
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Samuel Huang dd4aa79cfd Change syntax of parameter-parity_table from SystemVerilog to Verilog.
2021-11-26 18:11:04 +08:00
Keyboard Sample Code
Change syntax of parameter-parity_table from SystemVerilog to Verilog.
2021-11-26 18:11:04 +08:00
.DS_Store
Initial commit
2021-11-26 17:16:16 +08:00
S
Description
No description provided
74 KiB
0 Stars 0 Watchers 0 Forks
Languages
Verilog 97.5%
Tcl 2.5%
Powered by Gitea Version: 28.0.0 Page: 307ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API