Logo
Explore Help
Sign In
t510599/keyboard-sample
Watch 0
Star 0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
12 Commits 1 Branch 0 Tags
seven-segment
Commit Graph
9 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Samuel Huang bd88e52694 Optimize if-else 2021-11-27 11:53:35 +08:00
Samuel Huang 56f40b1a75 Fix KeyboardCtrl.v: if-else problem and optimize nested if statements 2021-11-27 11:47:14 +08:00
Samuel Huang 8e80429bc1 fix indent 2021-11-26 18:25:53 +08:00
Samuel Huang 7c579b6323 Merge branch 'master' of ssh://git.enmingw32.dev:2287/Verilog/keyboard-sample 2021-11-26 18:22:47 +08:00
Samuel Huang 3e71036abc Convert tabs to spaces 2021-11-26 18:22:42 +08:00
Samuel Huang c2c8ec302e Fix dclk as DFF trigger clock 2021-11-26 18:16:05 +08:00
Samuel Huang dd4aa79cfd Change syntax of parameter-parity_table from SystemVerilog to Verilog. 2021-11-26 18:11:04 +08:00
Samuel Huang e8ee999e8f C1) hange syntax of KEYCODE-parameter from SystemVerilog to Verilog. 2) Fix if-else problem 2021-11-26 17:59:29 +08:00
Samuel Huang 55edf9006f Fix if-else problem 2021-11-26 17:45:57 +08:00
Powered by Gitea Version: 1.27.2 Page: 17ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API